

Appln. Serial No. 10/611,544
Amendment Dated August 30, 2005
Reply to Office Action Mailed July 14, 2005

AMENDMENTS TO THE CLAIMS

This listing of claims replaces all prior versions, and listings, of claims in the application:

1. (Cancelled)

2. (Previously Presented) A method, comprising:

providing a semiconductor substrate;

forming electrically conductive columns over the semiconductor substrate;

forming electrically conductive rows crossing the electrically conductive columns;

forming a plurality of memory components each having a resistance value corresponding to multiple logical bits; and

forming non-volatile memory cells, each formed by connecting a memory component between an electrically conductive row and an electrically conductive column,

wherein the memory components are formed to have varying resistance values based on at least one of: (1) varying thicknesses of electrically resistive materials that are part of respective memory components; (2) varying areas of electrically resistive materials that are part of respective memory components; and (3) varying geometric shapes of electrically resistive materials that are part of respective memory components.

3. (Currently Amended) A method as recited in claim [[1]] 2, wherein each memory component is formed to have a resistance value based on an area of electrically resistive material that forms an individual memory component.

4. (Currently Amended) A method as recited in claim [[1]] 2, wherein each memory component is formed to have a resistance value based on a geometric shape of electrically resistive material that forms an individual memory component.

5. (Cancelled)

Appln. Serial No. 10/611,544
Amendment Dated August 30, 2005
Reply to Office Action Mailed July 14, 2005

1 6. (Previously Presented) A method, comprising:
2 providing a semiconductor substrate;
3 forming electrically conductive columns over the semiconductor substrate;
4 forming electrically conductive rows crossing the electrically conductive columns;
5 forming a plurality of memory components each having a resistance value corresponding
6 to multiple logical bits; and
7 forming non-volatile memory cells, each formed by connecting a memory component
8 between an electrically conductive row and an electrically conductive column,
9 wherein the plurality of memory components are each formed to have a resistance value
10 based on a rectangular geometric shape of electrically resistive material that forms a memory
11 component, at least some of the rectangular geometric shapes having different resistance values
12 corresponding to an area of a rectangular geometric shape.

1 7. (Previously Presented) A method, comprising:
2 providing a semiconductor substrate;
3 forming electrically conductive columns over the semiconductor substrate;
4 forming electrically conductive rows crossing the electrically conductive columns;
5 forming a plurality of memory components each having a resistance value corresponding
6 to multiple logical bits; and
7 forming non-volatile memory cells, each formed by connecting a memory component
8 between an electrically conductive row and an electrically conductive column,
9 wherein forming the non-volatile memory cells comprises:
10 forming a first memory cell having a memory component that indicates logical bits 00
11 (zero-zero);
12 forming a second memory cell having a memory component that indicates logical bits 01
13 (zero-one);
14 forming a third memory cell having a memory component that indicates logical bits 10
15 (one-zero); and
16 forming a fourth memory cell having a memory component that indicates logical bits 11
17 (one-one).

Appl. Serial No. 10/611,544
Amendment Dated August 30, 2005
Reply to Office Action Mailed July 14, 2005

1 8. (Previously Presented) A method, comprising:
2 providing a semiconductor substrate;
3 forming electrically conductive columns over the semiconductor substrate;
4 forming electrically conductive rows crossing the electrically conductive columns;
5 forming a plurality of memory components each having a resistance value corresponding
6 to multiple logical bits; and
7 forming non-volatile memory cells, each formed by connecting a memory component
8 between an electrically conductive row and an electrically conductive column,
9 wherein forming the non-volatile memory cells comprises:
10 forming a first memory cell that indicates logical bits 00 (zero-zero) corresponding to a
11 first resistance value based on an area of electrically resistive material that forms a memory
12 component in the first memory cell;
13 forming a second memory cell that indicates logical bits 01 (zero-one) corresponding to a
14 second resistance value based on an area of electrically resistive material that forms a memory
15 component in the second memory cell;
16 forming a third memory cell that indicates logical bits 10 (one-zero) corresponding to a
17 third resistance value based on an area of electrically resistive material that forms a memory
18 component in the third memory cell; and
19 forming a fourth memory cell that indicates logical bits 11 (one-one) corresponding to a
20 fourth resistance value based on an area of electrically resistive material that forms a memory
21 component in the fourth memory cell.

1 9. (Currently Amended) A method as recited in claim [[1]] 14, wherein forming the
2 plurality of memory components comprises forming individual memory components with a
3 resistor in series with a diode.

1 10. (Currently Amended) A method as recited in claim [[1]] 14, further comprising
2 configuring the resistance value of an individual memory component by exposing the memory
3 component to light.

Appln. Serial No. 10/611,544
Amendment Dated August 30, 2005
Reply to Office Action Mailed July 14, 2005

1 11. (Currently Amended) A method as recited in claim [[1]] 14, further comprising
2 configuring the resistance value of an individual memory component by exposing electrically
3 resistive material forming the memory component to light.

1 12. (Currently Amended) A method as recited in claim [[1]] 14, further comprising
2 configuring the resistance value of an individual memory component by exposing the memory
3 component to heat.

1 13. (Currently Amended) A method as recited in claim [[1]] 14, further comprising
2 configuring the resistance value of an individual memory component by exposing electrically
3 resistive material forming the memory component to heat.

1 14. (Currently Amended) ~~A method as recited in claim 1;~~ A method, comprising:
2 providing a semiconductor substrate;
3 forming electrically conductive columns over the semiconductor substrate;
4 forming electrically conductive rows crossing the electrically conductive columns;
5 forming a plurality of memory components each having a resistance value corresponding
6 to multiple logical bits; and
7 forming non-volatile memory cells, each formed by connecting a memory component
8 between an electrically conductive row and an electrically conductive column, wherein the
9 non-volatile memory cells are formed without transistors for reduced space usage on the
10 semiconductor substrate by each memory cell,

11 wherein forming the non-volatile memory cells comprises:

12 forming a first non-volatile memory cell by connecting a first memory component
13 between an electrically conductive row and a first electrically conductive column, the first non-
14 volatile memory cell formed as part of a first layer of non-volatile memory cells; and

15 forming a second non-volatile memory cell by connecting a second memory component
16 between the electrically conductive row and a second electrically conductive column, the second

Appl. Serial No. 10/611,544
Amendment Dated August 30, 2005
Reply to Office Action Mailed July 14, 2005

- 17 non-volatile memory cell formed as part of a second layer of non-volatile memory cells, the
18 second layer formed over the first layer.

1 15. – 24. (Cancelled)

- 1 25. (Currently Amended) ~~The method of claim 23,~~ A method comprising:
2 providing electrically conductive row traces and electrically conductive column traces;
3 providing memory cells having respective resistive components, the resistive components
4 connected between respective row and column traces without connecting through isolation
5 circuitry,
6 an individual one of the resistive components having a resistance value representing
7 plural logical bits,
8 wherein providing the memory cells having respective resistive components connected
9 between respective row and column traces without passing through isolation circuitry comprises
10 providing the memory cells having respective resistive components connected between
11 respective row and column traces without passing through transistors or diodes.

- 1 26. (Currently Amended) The method of claim [[23]] 25, further comprising:
2 connecting a selected one of the column traces to a first voltage;
3 connecting a selected one of the row traces to a second voltage such that electrical current
4 passes through a selected memory cell; and
5 connecting unselected column and row traces to voltages generally equal to the first
6 voltage to reduce parasitic electrical current through unselected memory cells.

- 1 27. (Previously Presented) The method of claim 26, wherein connecting the selected
2 row trace to the second voltage comprises connecting the selected row trace to ground.

Appl. Serial No. 10/611,544
Amendment Dated August 30, 2005
Reply to Office Action Mailed July 14, 2005

1 28. (Currently Amended) ~~The method of claim 23,~~ A method comprising:
2 providing electrically conductive row traces and electrically conductive column traces;
3 providing memory cells having respective resistive components, the resistive components
4 connected between respective row and column traces without connecting through isolation
5 circuitry,
6 an individual one of the resistive components having a resistance value representing
7 plural logical bits,
8 wherein providing the memory cells comprises providing the memory cells in at least a
9 first layer and a second layer, the first layer being provided over the second layer.

1 29. (Currently Amended) ~~The method of claim 23,~~ A method comprising:
2 providing electrically conductive row traces and electrically conductive column traces;
3 providing memory cells having respective resistive components, the resistive components
4 connected between respective row and column traces without connecting through isolation
5 circuitry,
6 an individual one of the resistive components having a resistance value representing
7 plural logical bits,
8 wherein providing the memory cells having respective resistive components comprises
9 providing resistive components having varying resistance values based on at least one of:
10 (1) varying thicknesses of electrically resistive materials that are part of respective resistive
11 components; (2) varying areas of electrically resistive materials that are part of respective
12 resistive components; and (3) varying geometric shapes of electrically resistive materials that are
13 part of respective resistive components.

1 30. (Cancelled)